Attention to Internet Explorer users: ROHM website does not recommend browsing in IE 11. Please use latest browser to ensure the best performance on ROHM website.
For reset ICs, there is a phenomenon where the output voltage rises before the reset voltage goes to 'L' during power supply startup, so explain how to make this as small as possible.
Connecting a capacitor of around 1000pF between output and ground will make it possible to suppress output voltage rise. Regarding output format, since the output of CMOS output features a voltage lower than the operating supply voltage vs open drain types, higher resistance is achieved, minimizing output voltage rise during startup.