Home | FAQ Search | FAQ: Voltage Detector with Fixed Delay Time

Select By Products

20 FAQ found
  • ICs
    • Power Management
      • Voltage Detectors (Reset ICs)
        • Voltage Detector with Fixed Delay Time
Show All Answers
Hide All Answers
Showing 1 - 10 of 20 results.
of 2
  • In cases where the detection voltage of the power supply is greater than 10V, is it possible to connect a resistance between the VDD pin and the power supply?
    • In applications where the voltage is input using a resistance divider at the supply input pin, a through-current will flow instantaneously when the output logic switches, possibly causing malfunction (i.e. output oscillation). (Through current: Output switches from H to L, resulting in instantaneous current flow from VDD to Ground). Connecting a capacitor to the VDD pin reduces voltage drop, and adding a capacitor to the output pin prevents reset output chattering, making it possible to minimize ouptut oscillation. However, the reaction time may be delayed based on the capacitance. Therefore, we ask that the customer determine the constants after taking into account the set conditions. When inserting resistors (including resistance dividers), the BD52xx series is recommended.
    • Products: Voltage Detector with Fixed Delay Time  
  • What considerations must be made regarding the BD45xxx series when using a pull-up resistance below the recommended range?
    • Please first check the 'L' level of the IC, which acts as the access point of the reset output. Below the detection voltage the reset outputs 'L', but if the pull-up resistance is too small the output voltage will not be below the 'L' level of the IC access point, preventing reset. Therefore, please refer to actual examples when determining the pull-up resistance.
      The maximum 'L' level of the access point is 0.7V, with a pull-up supply voltage of 3.3V. With a reset IC voltage Vdd of 1.2V and an L output current of 0.45mA, the output voltage will be 0.3V max. (Please verify the specific value with the electrical characteristic VOL) In this case the pull-up resistance can be calculated: 3.3-0.3V/0.45mA=6.7kΩ. So for a VOUT lower than 0.3V a minimum resistance of 6.7kΩ is required. However, when VDD becomes small the L output current decreases and VOUT increases, making the access point's max. 'L' level of 0.7V insufficient. It is impossible for us to know at what VDD the L level will cease to be output. Therefore, we recommend that the customer determine the final constant value by evaluating their application.
    • Products: Voltage Detector with Fixed Delay Time  
Showing 1 - 10 of 20 results.
of 2