Termination Regulator for DDR-SDRAMs - BD35395FJ-M
BD35395FJ-M is a termination regulator compatible with JEDEC DDR1/2/3/3L-SDRAM, which functions as a linear power supply incorporating an N-channel MOSFET and provides a sink/source current capability up to 1A respectively. A built-in high-speed OP-AMP specially designed offers an excellent transient response. Requires 3.3 volts or 5.0 volts as a bias power supply to drive the N-channel MOSFET. Has an independent reference voltage input pin (VDDQ) and an independent feedback pin (VTTS) to maintain the accuracy in voltage required by JEDEC, and offers an excellent output voltage accuracy and load regulation.
|* This product is a STANDARD grade product and not recommend for on-vehicle devices.|
|Over Current Protection||Yes|
|Under Voltage Lock Out||Yes|
|Operating Temperature (Min.)[°C]||-40|
|Operating Temperature (Max.)[°C]||105|
- · Incorporates a push-pull power supply for termination (VTT).
· Incorporates an enabler.
· Incorporates an under voltage lockout (UVLO).
· Employs SOP-J8 package : 4.9×6.0×1.65(mm).
· Incorporates a thermal shutdown protector (TSD).
· Operates with input voltage from 2.7 to 5.5 volts.
· Compatible with Dual Channel
· Incorporates PGOOD function.
|PART NUMBER||Product Name||Package||Datasheet||Distribution Inventory|
|BD3531F||Termination Regulator for DDR-SDRAMs||SOP8||Buy Sample|
|BD3532F||Termination Regulator for DDR-SDRAMs||SOP8||Buy Sample|
|BD3537F||Termination Regulator for DDR-SDRAMs||SOP8||Buy Sample|
|BD3538F||Termination Regulator for DDR-SDRAMs||SOP8||Buy Sample|
|BD3538HFN||Termination Regulator for DDR-SDRAMs||HSON8||Buy Sample|
|BD3533F||Termination Regulator for DDR-SDRAMs||SOP8||Buy Sample|
BD35395FJ-M PCB Layout
Basics of Linear Regulators
Linear Regulator Specifications
Reverse Voltage Protection
Simple Test Method for Estimating the Stability of Linear Regulators
Thermal Calculation for Linear Regulator
Power Source ON/OFF Characteristics for Linear Regulator
BAxxCC0 Series Circuit Using a Ceramic Output Capacitor
Measurement Method for Phase Margin with Frequency Response Analyzer (FRA)
Connecting LDOs in Parallel