Attention to Internet Explorer users: ROHM website does not recommend browsing in IE 11. Please use latest browser to ensure the best performance on ROHM website.
It is a circuit that prevents a certain power transistor being turned on at the same time in the top and bottom of the output stages. It achieves by adding the circuit delayed at time to have decided standing up of the voltage of the base of the transistor by which the output became "H" state by an external capacitor, and the penetration current can be decreased sharply.